Role Overview & Mandate
Executive Summary
Read More As part of Arm’s continued growth, the Interconnect team are looking to hire passionate engineers in the Bristol...
Reviewed by Compensation & Visa Analysts •
Sources: USCIS E-Verify & Home Office CoS
Read More
Responsibilities:
- Leading the feasibility analysis of suggested architectures and algorithms to craft creative microarchitecture design solutions and specifications in collaboration with other specialists
- Driving the power measurement and design optimization activities working with stakeholders while tracking the requirements
- Work closely with engineers across performance modelling, validation, and implementation to meet all functional requirements, performance, power and area goals
- Improving design methodology across the System IP group and wider Arm design community
- Providing direction and mentoring to other members of your team as they learn new things and solve complex problems.
Required skills and experience:
- Demonstration of a strong delivery record of high quality, low power, high performance complex micro-architecture and RTL implementations using System Verilog, Verilog or VHDL HDL in reasonable timescales.
- Be able to navigate and make high-level design trade-offs and articulate the rationale for those choices.
- Knowledgeable on ASIC/FPGA design methodology, IP signoff methods with a deep understanding on timing/area/complexity trade-offs for complex data path designs
- Experience of producing specifications and documentation describing complex designs
- Multiprocessing microarchitecture experience including knowledge of cache coherence and bus protocols (e.g. AMBA5 CHI, AMBA4 ACE or AXI)
‘Nice to have’ Skills and Experience:
- Team leadership and mentoring experience
- CPU or compute subsystem memory micro-architecture
- Working knowledge of SystemVerilog Assertions (SVA) and formal verification
- Knowledge of a scripting language such as Perl, Tcl, C shell
- Knowledge of working with power tools (ex. Power Pro)
- Knowledge of assembly language (preferably ARM), C/C++ and/or hardware verification languages e.g. SystemVerilog
Equal Opportunities at Arm
Arm is an equal opportunity employer, committed to providing an environment of mutual respect where equal opportunities are available to all applicants and colleagues. We are a diverse organization of dedicated and innovative individuals, and don’t discriminate on the basis of any characteristic.
Hybrid Working at Arm
Arm’s hybrid approach to working is centred around flexibility, where we split our time between the office and other locations to get our work done. We empower groups/teams to determine their hybrid working pattern, with an expected minimum attendance in the office of 20% per month, depending on the work, level of experience and team’s needs. In some cases, the flexibility we can offer is limited by local legal, regulatory, tax, or other considerations, and where this is the case, we will collaborate with you to find the best solution.
